IC Design

design and verification

Archives

now browsing by author

 

ISSCC 2018 T10 Visuals ADC-Based Serial Links Design and Analysis

http://www.mediafire.com/file/7n29ldv7e8j1m99/ISSCC_2018_T10_Visuals_ADC-Based_Serial_Links_Design_and_Analysis.pdf/file

ISSCC 2018 T1 Visuals Low-Jitter PLLs for Wireless Transceivers

http://www.mediafire.com/file/k9l277dfukbr9k/ISSCC_2018_T1_Visuals_Low-Jitter_PLLs_for_Wireless_Transceivers.pdf/file

[Book] A Practical Guide to Adopting the Universal Verification Methodology (UVM)

29

http://www.mediafire.com/file/afvzczzg8ck2cb9/%255Ba_practical_guide_to_adopting_the_universal_verfication_methodology.pdf/file

Synthesizing SystemVerilog Busting the Myth that SystemVerilog is only for Verification

http://www.mediafire.com/file/umi1l7xylun9fb3/2013-SNUG-SV_Synthesizable-SystemVerilog_presentation.pdf/file

 

[DVCON 2014 Tutorial] Easier UVM – Making Verification Methodology More Productive

http://www.mediafire.com/file/m6mgnnqnmdpaode/T07_Easier_UVM_%25E2%2580%2593_Making_Verification_Methodology_More_Productive.pdf/file

 

Introduction to SystemVerilog for Testbench

http://www.mediafire.com/file/47l58t9fwp923l3/%255BSystemVerilog-Testbench.pdf/file

 

[PHD Thesis] ENERGY EFFICIENT FLOATING-POINT UNIT DESIGN

http://www.mediafire.com/file/u9b03d7bdb7qcnj/%255BENERGY_EFFICIENT_FLOATING-POINT_UNIT_DESIGN.pdf/file

Synopsis AHB-Based DMA controller manual

http://www.mediafire.com/file/i00r1gs1e3gtngi/%25Bdw_ahb_dmac_db.pdf/file

Advanced UVM Courses

http://www.mediafire.com/file/om4iiki8lh9k20z/UVM_Advanced_Course.rar

[ISSCC 2018 Short Course] Efficient Alternatives and Extensions to Deep-Learning Solutions

http://www.mediafire.com/file/8d3yhl01la3nb62/ISSCC_Short_Course_Efficient_Alternatives_and_Extensions_to_Deep-Learning_Solutions.pdf/file